A 20 band sp 3 d 5 s* spin-orbit-coupled, semi-empirical, atomistic tight-binding (TB) model is used with a semi-classical, ballistic, field-effect-transistor (FET) model, to theoretically examine the bandstructure carrier velocity and ballistic current in silicon nanowire (NW) transistors. Infinitely long, uniform, cylindrical and rectangular NWs, of cross sectional diameters/sides ranging from 3nm to 12nm are considered. For a comprehensive analysis, n-type and p-type metal-oxide-semiconductor (NMOS and PMOS) NWs in [100], [110] and [111] transport orientations are examined. In general, physical cross section reduction increases velocities, either by lifting the heavy mass valleys, or significantly changing the curvature of the bands. The carrier velocities of PMOS [110] and [111] NWs are a strong function of diameter, with the narrower D=3nm wires having twice the velocities of the D=12nm NWs. The velocity in the rest of the NW categories shows only minor diameter dependence. This behavior is explained through features in the electronic structure of the silicon host material. The ballistic current, on the other hand, shows the least sensitivity with cross section in the cases where the velocity has large variations. Since the carrier velocity is a measure of the effective mass and reflects on the channel mobility, these results can provide insight into the design of NW devices with enhanced performance and performance tolerant to structure geometry variations. In the case of ballistic transport in high performance devices, the [110] NWs are the ones with both high NMOS and PMOS performance, as well as low on-current variations with cross section geometry variations.
I. Introduction
Motivation: The recent advancements in process and manufacturing of nanoelectronic devices have allowed the manufacturability of nanowire (NW) devices, which are considered as possible candidates for a variety of applications. For field-effect-transistor applications, nanowires have recently attracted large attention because of the possibility of enhanced electrostatic control, and the possibility of close to ballistic transport [1] . Ultra scaled nanowire transistors of diameters down to D=3nm and gate lengths down to L G =15nm, have already been demonstrated by various experimental groups [2, 3, 4, 5, 6, 7] . Beyond the use in ultra-scaled high performance logic and memory transistors, NWs have also attracted large attention as biological sensors [8] , optoelectronic [9, 10] and thermoelectric devices [11, 12] . Nanowire properties can be engineered and optimized through size, crystal orientation and strain [13, 14] .
The carrier mobility and electrical conductivity that determine to a large degree the on-current and performance of devices, are quantities closely related to the bandstructure velocity of the channel. A thorough understanding of the bandstructure velocity and the parameters that control it, will aid the optimization and design of devices for a variety of electronic transport applications ranging from the diffusive to the ballistic limits. The bandstructure velocity and ballistic on-current in NWs as a function of the cross sectional size, transport orientation, carrier type, and gate bias, is the focus of this work.
The properties of 1D silicon NWs [13, 14, 15, 16, 17, 18] and 2D thin-body devices [19, 20, 21] in the high symmetry orientations [100], [110] and [111] , have been addressed in a variety of theoretical studies. The challenges in simulating ultra-thin-body (UTB) and NW devices in which the atoms are countable in their cross section, call for sophisticated models beyond the effective mass approximation, especially in describing the valence band. The tightbinding [13, 14, 16, 17] and the k.p [20, 22] methods were used to calculate the electronic properties of these nanostructures, both with unstrained and strained lattice and scattering considerations [23, 24, 25, 26] . The performance in terms of on-current is associated with the carrier velocities, which are linked to the effective mass and the carrier mobility. Strain engineering, in that respect, is introduced in devices as a way to increase the carrier velocities and improve performance [27, 28] .
These theoretical studies, however, have been performed for specific NW cross sections or thin-body widths. A comprehensive study that addresses the carrier velocities and ballistic oncurrent in NWs as a function of: i) channel cross sectional size, ii) carrier type (n-type or p-type), iii) transport orientation ([100] , [110] , [111] ), iv) gate bias, and v) cross sectional shape (cylindrical/rectangular), has not yet been reported. Such a comprehensive device exploration will provide useful insight into optimization strategies of NW device performance for a variety of applications. The analysis presented in this paper addresses all these design factors. The nearest-neighbor atomistic tight binding (TB) model (sp 3 d 5 s*-SO) [29, 30, 31, 32] is used for the NWs' electronic structure calculation, coupled to a 2D Poisson solver for the electrostatic potential. To evaluate transport characteristics, a simple semi-classical ballistic model [33, 34, 13, 14] is used. Cylindrical NWs of diameters from D=3nm to D=12nm, and rectangular NWs from 3nm to 12nm wide/tall (all combinations of aspect ratios) in three different transport orientations are considered. The design space could be further expanded by the use of strain as partly shown in Ref. [15] , but this is beyond the scope of this paper.
We find that cross section reduction introduces changes in the bandstructure features that in general increase the carrier velocities. The increase can vary from ~0 to ~100% depending on the NW category. High inversion conditions (large gate biases) also increase the carrier velocities by ~50% as higher energy states are occupied. Device designs are identified for optimized performance, as well as performance variation tolerance to cross section variations.
We note here that the ballistic model used in this study provides the upper limit for the performance of the devices. In reality, even devices with ultra short channel lengths are not 100% ballistic. The carrier velocity trends, however, reflect on the effective mass and carrier mobility and point to the direction of enhanced performance. In addition, imperfections and nonidealities will also affect the performance. In the last section of the paper, therefore, the results for one particular geometry are quantified in the presence of surface roughness scattering (SRS) using a quantum ballistic, full band, atomistic tight-binding simulator [17, 35, 36] , and the magnitude of this additional variation is estimated.
This paper is organized as follows: In part II we describe the approach followed. In part III we present the results for the velocity and on-current as function of diameter in cylindrical
NWs. In part IV we discuss and provide explanations for the results. In part V we extend our analysis to rectangular NW devices. In part VI we provide design considerations for optimized performance. Finally, part VII summarizes and concludes the work.
II. Approach
Atomistic modeling: To obtain the bandstructure of the NWs both for electrons and holes for which spin-orbit coupling is important, a well calibrated atomistic model is used. The nearest neighbor TB sp 3 d 5 s*-SO model captures all the necessary band features, and in addition, is robust enough to computationally handle larger NW cross sections as compared to ab-initio methods. As an indication, the unit cells of the NWs considered in this study contain from ~150
to ~6500 atoms, and the computation time needed varies from a few hours to a few days for each bias point on a single CPU. The model itself and the parameterization used [29] , have been extensively calibrated to various experimental data of various natures with excellent agreement [37, 38, 39, 40] . In particular, we highlight the match to experimental data considering the valley splitting in slanted strained Si ultra-thin-body devices on disordered SiGe [39] , and single impurities in Si [40] , without any material parameter adjustments. The model provides a simple but effective way for treatment of the surface truncation by hydrogen passivation of the dangling bonds on the surface of the nanowire [41] . What is important for this work, the Hamiltonian is built on the diamond lattice of silicon, and the effect of different orientations and cross sectional shapes is automatically included, all of which impact the interaction and mixing of various bulk bands. In the case of the cylindrical devices, the oxide thickness is set to 8nm. These are typical NW device sizes that have been reported in experimental studies [3, 4] . In the rectangular cases, the oxide used is 1.1nm, which is a more realistic thickness for ultimately desired high performance devices. The simulation procedure consists of three steps as described in detail in Ref. [13] and is summarized here: Although the transport model used is a simple ballistic model, it allows for examining how the bandstructure alone will affect the channel properties and transport characteristics, and thus, it provides essential physical insight. It is the simplicity of the transport model, which allows to shed light on the importance of the dispersion details and their effect on transport.
III. Results
The average carrier velocity (or injection velocity v inj ) of the wires, defined as I D /qn, where I D is the ballistic drain on-current and n is the carrier density in the NW cross section, depends strongly on carrier type, cross section diameter and orientation. charge than the PMOS ones). The total gate capacitance C G in our simulations is degraded from C OX by ~20-30% as also shown in Ref. [13] . This degradation is the same irrespective of NW type. NWs of different orientations or carrier type, have small differences in their quantum capacitance C Q of the order of <10% in most cases, but these cause only small differences in the total gate capacitance C G [13, 14, 15] dominates the electrostatics (more for the larger diameters than the smaller ones). Of course the effect of C Q is more prominent for smaller oxide thicknesses. Still, the importance of C Q is reduced, and at a specific diameter, the already small variations between the different NW types, do not cause any variations in the charge density.
When considering ultrascaled transistors, transport can be close to the ballistic limit [4] .
In this case the current through a device is simply given by the product of charge direction the one with high performance for both carrier types in the entire diameter range. This is enhanced by the fact that [110] NWs suffer less performance loss as the diameter reduces, for both carrier types. In CMOS applications, for which both NMOS and PMOS need to be utilized, (Fig. 3c, right panel) , the carrier velocity has only a small diameter dependence. In these cases, the variation trends intermix at different gate biases, and cannot be identified as monotonically increasing, or decreasing with diameter. Explanations for all these trends are provided below in the "Discussion" section. In Fig. 3d-3f (second row) and Fig. 3g-3i (third row) , we show the charge and ballistic current respectively, of the NWs with diameters from D=8nm down to D=3nm for which a large velocity variation is observed. As also shown in Fig. 2b, at 
IV. Discussion
The velocity variation trends with diameter and orientation are explained in [13] . They are therefore ~30% lower, ranging only from 0.9 to 1.1 x 10 5 m/s.
Still, however, the same pattern is followed, where size reduction increases carrier velocities. This is attributed to the anisotropic quantization mass in the two surfaces and detailed explanations are provided in Ref. [15] .
It is also worth mentioning here that in the case of the PMOS [110] channels, experimental data [43, 44] show that long channel NWs in Fig. 7e , the on-current has a more complex behavior, following the complex behavior of the velocity in Fig. 7b . Here, the regions of 3nm-5nm and 7nm-12nm of height, and for any VI. Design Considerations Table 1 In the case of NMOS NWs, in Up to this point our analysis considered infinitely long, undistorted NWs with perfect surfaces, assuming perfect manufacturability. In reality, structure imperfections exist in devices and affect the performance [45, 46, 47, 48, 49] . Controlling the line edge roughness in nanofabrication processes imposes challenges, and the lack of it leads to device-to-device performance variations. The width is usually less well controlled since it is formed by etching, whereas the height is controlled by growth and can be more precise. For the high performance rectangular PMOS [110] NWs build on (001) substrates, the on-current is not significantly sensitive to the width (Fig. 7e) . It is also not significantly sensitive to the height, except at around 6nm of height, a design region that should be avoided. In the NMOS [110] case the (001)/ [110] configuration is also beneficial since the velocity is almost constant in the [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] width direction.
Although the ballistic on-current in Fig. 6e is symmetric with respect to the width/height, devices are not 100% ballistic, and therefore it is still beneficial to have the direction of least control aligned with the direction of velocity invariance.
As a design strategy, therefore, our results demonstrate that out of all NWs examined, the
[110] oriented NWs are advantageous for CMOS technology applications in either design case: i)
if the design goal is driven by the highest performance assuming perfect manufacturing abilities, or ii) if the design is driven by low device-to-device performance fluctuations. Design regions with velocity and on-current insensitivity to geometry can provide low device-to-device variations strategies for both, long channel devices, and short channel close-to-ballistic devices.
In the cases of the [110] channel orientations built on (001) substrates, design regions can be identified for either case, while still keeping the performance high.
An important source of performance variation and degradation is surface roughness scattering (SRS). To quantify the previous results, we examine the effect of SRS on the velocity and current variations for the case of the NMOS [110] D=3nm cylindrical NW. For this purpose, real-space 3D, full-band, quantum ballistic simulations are performed using the OMEN code [17, 35, 36] , in which the roughness is treated in a realistic way by adding/subtracting atoms on the surface of the NW [45] . A ~15% degradation, as well as an additional ~30% variation in the velocities is computed by using a sample size of 50 rough NWs. A 10% variation in the oncurrent is also observed, in agreement with other works [46, 48, 49] . This is an indication of an additional variation, on top of the variation expected due to bandstructure as a result of diameter change. A proper and more elaborate investigation the effect of surface roughness scattering which targets all orientations and a large range of diameter sizes will be presented elsewhere.
These numbers, however, further stress the need of device and circuit designs tolerant to performance variations originating from structure variations and non-idealities. Bandstructure features can provide a mechanism to partially help on this.
VII. Conclusion
An atomistic tight-binding approach and a semi-classical ballistic model are used to calculate the bandstructure velocity and ballistic current of nanowire devices, self-consistently with the electrostatic potential. NMOS and PMOS NWs of diameters from D=12nm down to 
